The claim for new functionalities regarding the improvement of dependability of electronic systems and also the need for managing the time spent during test make the Built-in-Self-Test mechanism (BIST) a promising feature to be integrated in current IC flows. There are a lot of types of BIST: Memories BIST, Logical BIST (LBIST) and also some mechanisms used to test analog parts of circuit. Traditional LBIST uses on-chip hardware to generate all test patterns with a pseudo-random-patterngenerator (PRPG) and analyzes the output signature generated by a multiple-input-signature-register (MISR). This approach requires the insertion of extra test-points or storing information outside chip to enable achieving a test coverage >98%. Also generating all test stimuli implies in a sacrifice of test application time, which can be acceptable for some small systems to perform self-test during boot up but could become a negative aspect when testing System-on-chip (SOC) ICs. The current IC development flow insert scan chains and generates automatically scan tests patterns to achieve high fault coverage for manufacturing test. Scan data compression techniques have proven to be very useful for reducing test cost while reducing test data volume and test application time. This work proposes the reuse of compressed scan test patterns used during manufacturing test to implement a LBIST with the goal of testing the circuit when it is already in field. The proposed LBIST mechanism aims to uncover defects that could occur due to the wear out of the circuit. A scan test pattern based LBIST architecture and a semi-automatic development flow are proposed and validated in a real word SoC testcase.
INTRODUCTION
Testing is one of the final stages in the production cycle of integrated circuits (IC) and is of fundamental importance to assure that customers will get working IC units. Being such an important stage in terms of influencing customer satisfaction, test has over the years taken a very prominent role in the overall IC design and test cycle. Design for Test states for design techniques that add testability features to a microelectronic hardware product and makes it easier to develop and apply manufacturing tests for the designed hardware. The purpose of manufacturing tests is to assure that the product hardware contains no defects that could, adversely, affect product's correct functioning.
The current IC development flow inserts scan chains and generates automatically scan tests patterns (ATPG) to achieve high fault coverage during manufacturing test. The conventional way of test IC during manufacturing is to use automated test equipment that supplies the input stimuli and check the output responses using all pins of IC. Therefore this procedure is not applicable when the IC is already soldered in the final product board. Creating more robust designs with self-checking and selfhealing mechanisms is the main motivation to enabling the IC test while it is already in production board [1] [6] [18] [22] . This is done by inserting inside the IC some extra-logic in charge of testing itself. Built-in self-test (BIST) mechanism permits an IC to test itself, and engineers use BIST when it is the cheaper way to test the IC during manufacturing and also when an IC must includes auto-diagnosis feature. There are a lot of types of BIST: Memory BIST to test memories, Logical BIST (LBIST) to test circuit digital parts and also some mechanisms used to test analog parts of circuit [1] [22] [23] .
Traditional LBIST approaches use on-chip hardware to generate all test patterns with a pseudo-random-pattern-generator (PRPG) and analyze the output response, thus eliminating the need of tester storage and being useful for performing self-test in the field when there is no access to a tester. Despite of the lack of need storing test information, the use of PRPG is not suitable to address some fault models like transition and bridging, even when using only stuck-at fault model the insertion of additional test points are required to achieve high fault coverage [8] .
The use of PRPG to generate all test stimuli implies also in an increase of test application time (TAT), which can be acceptable for small systems to perform self-test during boot up, but could become a negative aspect when testing System-on-chip (SoC). Also when the system is checked periodically to test the IC already in field against defects that could occur due to the wear out of the circuit, the TAT can become critical and impacts negatively the system overall downtime. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Another problem of using test architecture with PRPG is the process of calculating the achieved system test coverage. The fault simulation procedure used to verify which faults are exercised by a sequence of PRPG stimuli is a very computer intensive task. Performing fault simulation of whole PRPG stimuli sequence for complex SoCs is very time consuming, in consequence, the final test coverage is not known. This paper proposes a LBIST architecture that reuses compressed scan test patterns for manufacturing test, and supports testing the circuit when it is already in field. The proposed LBIST mechanism aims to uncover defects that could occur due to the wear out of the circuit. The reuse of scan test patterns means that the test coverage is already known during ATPG. Also the test application time when using a deterministic set of scan test pattern is shorter than achieving the same coverage of using a pseudorandom stimuli sequence from traditional LBIST approach. The proposed scan test pattern based LBIST mechanism has been validated in a real world SoC testcase. This paper is organized as follows. The next section analyses related works concerning Logic BIST architectures. Section 3 presents the proposed LBIST mechanism, which uses compressed scan test patterns stored in an internal memory instead of using PRPG. Section 4 applies the proposed strategy in a real world design to discuss the implementation challenges of the scan test pattern based LBIST. Finally the last section discusses how the main challenges were addressed, points how it could be improved and summarize the conclusions of the work.
RELATED WORKS
This section analyses related works concerning Logic BIST architectures. The LBIST architecture most commonly used is the STUMPS [1] architecture, which uses a Pseudo Random Pattern Generator/Linear Feedback Shift Register (PRPG/LFSR) to generate the inputs to the device's internal scan chain. It initiates a functional cycle to capture the response of the device, and then compress the captured response into a Multiple Input Signature Register (MISR). The output of the MISR is called test signature and any corruption in output test signature means structural defect in the device.
The STUMPS architecture includes a LBIST controller, a PRPG/LFSR register, a MISR register, scan chains, and a simple combinational logic between the scan chains, the PRPG and the MISR. Given an initial state the LFSR generates a predictable but randomized sequence of test patterns. The logic stimulus that is derived from these states is shifted into the scan channels through a spreader network that is usually constructed of XORs. The values in the scan channels represent the stimulus portion of the test pattern.
This mechanism can be used when the system is already in-field for a periodic system checking for failures and implementing system auto-repair capabilities. The objective of these tests is to uncover defects that could occur due to the wear out of the circuit.
However achieving high stuck-at fault coverage, this mechanism needs a considerable overhead due to the existence of randompattern-resistant (RPR) faults. RPR faults [25] are faults that are not detectable by PRPG test patterns due their linear dependency and auto-correlation. The main alternatives to address RPR faults are the insertion of extra test points [15] , [16] , [26] , [28] ; the use of deterministic information stored outside chip the (Hybrid LBIST) [3] , [8] , [12] , [17] , [19] , [21] , and deterministic information stored inside the chip (Deterministic LBIST -DLBIST) [27] , [28] .
Storing some information outside the chip makes the LBIST less Built-in and dependent on the amount of required data. The use of additional test points increases controllability and observability thus making the design more random-pattern testable. The undesirable aspect of test point insertion is that it adds delay among functional paths [3] and could require a complete resynthesis and new timing verification of the design [27] .
In contrast with hybrid LBIST and test point insertion approaches, Determinist LBIST avoids modifying the CUT embedding a set of pre-defined test data, as well as an additional module that modifies the PRPG output sequence. The additional module is generated according to information of fault simulation of PRPG sequence and ATPG of deterministic test patterns.
The work entitled CASP (Concurrent Autonomous chip Self-test using stored test Patterns) proposes a kind of test where the system tests itself during normal operation without any downtime visible to the end-user [6] . The basic idea of CASP is to store predefined test patterns in non-volatile storage, such as hard disks or FLASH memory, and provide architectural and system-level support for testing one or more cores in a multi-core system, while the rest of the system continues to operate normally. The CASP approach does not require fault simulation. The contents of external memory can be updated at anytime after final ATPG procedure.
The CASP requires a system-level support that must be implemented in the target architecture. The system-level support relies on a CASP test controller, an on-chip buffer to store the scan test pattern and its corresponding expected response and mask, and necessary architectural features for supporting testing of processor cores during system operation. CASP is applicable to multi-core systems such multi-processors, which includes lots of internal similar cores. But this approach has a limited application in not multi-core designs. For example, in a SoC with different functional subsystems each one works with one different microcontroller. This SoC can not be tested in the same way that a single multi-core processor is tested with CASP. Each different core has a different test pattern and requires a specific scheme when receiving the test data. Also the test isolation mechanism proposed by CASP to enable concurrent testing is only applicable when the SoC has redundant internal cores that can operate independently.
Testing a heterogeneous SoC, not composed from identical cores, makes the effort of implementing system support for concurrent test a very challenging task. This implementation effort requires well understanding of CUT functional behavior which most of times is not the case for the team implementing the test features.
Additionally, in the CASP proposal there is no mention about how the additional logic could be tested during manufacturing test. Testing all IC structures is important to know if the defect detected by CASP is due a defect in the CUT or a defect in the CASP logic itself. Table 1 summarizes the main features of the presented approaches. The proposed LBIST architecture reuses scan test patterns as it is performed in CASP. But instead of targeting a concurrent testing in small localized parts of the design, this work proposes testing the whole system in a non concurrent way. In other words, while the system is tested no functional activity is allowed in the circuit. This decision makes the proposed solution suitable to be used in SoC´s that are not composed of identical cores. Also, due the fact that the proposed solution reuses test patterns from ATPG fault simulation procedure is not required.
An aspect that was neglected by all presented works is how to check the LBIST structure correctness before its application to self-testing of circuits. The next section describes the proposed compressed scan test patterns based LBIST architecture that store test data information in an external memory and can be used to verify a SoC when it is already in field. The proposed development flow address also the aspect of assuring correctness LBIST module before using it to self-test circuits in field.
A STRATEGY FOR IMPLEMENTING A SCAN TEST PATTERN BASED LBIST 3.1 Architecture proposal
As mentioned, scan test pattern LBIST can be used for system failure diagnosis when the IC is already released on field. Figure 1 presents the proposed LBIST architecture, which uses compressed patterns stored inside an internal memory to feed internal scan chains instead of using PRPG as in traditional LBIST approach. The scan compressor, "X" masking and decompressor modules can be implemented by EDA tools. The LBIST controller, the internal memory, the input register and the MISR registers have to be implemented manually.
Output response compaction is performed using one 128 bits MISR. Good and bad circuits produce different signatures. The probability that the signature of a bad circuit will be the same as signature of a good circuit is known as aliasing probability. According to [9] the aliasing probability of a MISR asymptotically converges to 2-m for one m bit MISR. The 128 bits MISR has a very low aliasing probability 2-128.
In the proposed approach compressed scan input patterns and one output response signature are stored in an external memory shared with program memory enabling the updating of used test data. During system boot up the test data is downloaded from external memory to an internal chip memory. This flow is managed by an existing internal functional block, such as microcontroller core and on-chip test controller.
The main requirements for the proposed LBIST architecture are the availability of an external memory already connected to IC, the presence in the CUT of one functional core, such as a microcontroller. This functional core will be in charge of downloading scan test patterns from external memory and feeding the internal memory. Additionally, a test-access-port (TAP) module is necessary to configure LBIST test mode and also serve as interface to get test result.
Figure 1. Compressed scan pattern LBIST architecture
Using a dedicated memory instead of sharing space with an existing board memory is also possible. But, this configuration requires some modifications in the proposed architecture, such as using a dedicate module to download test patterns from this memory to chip. In fact, reusing an already connected external memory represents less changes overhead in customer solution because it avoid change in the board design and creates the possibility of using an existing functional block, such an microcontroller core inside the CUT to download test patterns during boot up. Figure 2 illustrates the proposed flow for using an autonomous LBIST.
During boot up the compressed input patterns and one 128bit output signature are downloaded from board program memory to chip internal memory. After that, the LBIST test mode is configured using a Test-access-port (TAP) [2] in order to set the configuration register to start the test. The autonomous test is started, the test signature is generated and the result of test signature comparison is stored in test status registers. Test result registers are available through TAP.
Figure 2. Autonomous LBIST execution flow
During autonomous LBIST test-mode, all scan chain clock domains are driven by only one external clock. TAP clock (TCK) is used as unique external test clock. Due the fact that the IC could be connected at board level with other peripherals an isolation mechanism during LBIST test-mode has been implemented. In order to not disturb board peripherals all IC pins must tied to high impedance (Z) during LBIST test mode execution.
Improving Test Coverage with Multiple Boot ups
The test coverage archived by LBIST test mode is conditioned by the number of test patterns that can be stored in internal memory. High test coverage (more than 98%) for test system in field could be achieved while increasing the amount of test data stored outside chip memory. The major challenge continues to be how to download this data to feed the internal scan chains.
Adding new board components is not a good solution because it requires changing the customer board. A better approach to improve system diagnosis fault coverage without using a new external component is to repeat the flow of loading test data during boot performed by an existing functional block presented in section before. In this case different sets of input patterns and signature are loaded at each different boot up time from external memory.
The multiple boot ups are performed sequentially without intervention. For the end-user the complete LBIST test flow with multiple boot ups is seen as a unique longer boot up. A critical point is this approach is the boot up impact in total test application time. The boot up process is not instantaneous because of some initialization procedures as PLL locking. In consequence the improvement of test coverage using multiple boot ups can increase the test application time.
The Proposed Development Flow
This session explains the integration of LBIST modules in the current flow. Inside Digital IC development flow, the effort for implementing the proposed scan test patterns based LBIST is concentrated in DFT Insertion and ATPG phases.
The proposed LBIST development flow starts after the CUT scan chains insertion task, see Figure 3 -a. The number and length of implemented scan chains are used to develop internal test memory and LBIST core modules, Figure 3 -b and Figure 3 -c. The LBIST modules are: LBIST controller, MISR, Input Registers. LBIST core is developed to drive all functional clock domains with a unique source, the TAP clock.
After the LBIST core has been verified and synthesized as a netlist, it passes through a scan chain insertion as isolated module from the rest of system, Figure 3 -d. The result is a LBIST core scan ready netlist and a LBIST individual test protocol.
Figure 3. Scan test patterns based LBIST development flow
After that in Figure 3 -e, the TAP is modified to implement LBIST test mode. Basically new test configuration registers and test status registers are added in the existing TAP netlist. Registers for controlling individually each functional clock are also implemented in the TAP. A new chip top level system is created with original CUT scan ready netlist, modified TAP netlist, LBIST scan ready netlist and some multiplexers to make the integration between parts, Figure 3 -f. At this point two test protocols are created, Figure 3 -g: the first will be used during ATPG for manufacturing test, Figure 3 -h, where the whole system including LBIST core is checked against fabrication defects. The second will be used to generate scan test pattern for scan test pattern LBIST test mode, Figure 3 -i.
The ATPG flow has been modified to generate patterns for the two different test protocols. When generating the test pattern for manufacturing, the LBIST core is loaded in the flow as a hardmacro with already specific scan chains and specific test protocol. The proposed flow does not defines how exactly the pattern stored in external memory should be downloaded into the chip. We understand that this definition is part of functional specification of system. Independently of the way that test data information is downloaded inside chip, the LBIST controller supposes that the information is already available when the LBIST test mode starts.
CASE STUDY
In order to illustrate the application of the proposed LBIST, a 3G Wireless SoC already in production has been used. It is a mobile phone baseband divided in two parts with total of 250406 flipflops. The circuit is running at 208 MHz on it fastest part. Manufacturing test uses eleven clock domains for testing. Another important point in this SoC is the presence of test application port (TAP) used for test mode selection and for accessing test control and status registers.
The case study results, see Table 2 , are used to validate the proposed LBIST architecture and development flow. Although the CASP [6] and the proposed LBIST case studies cannot be compared directly, the CASP case study results provides a base, in terms of vocabulary and features, to present the LBIST results. The proposed scan test patterns based LBIST architecture was implemented in a 3G Wireless SoC. In contrast of the multi-core architecture used by CASP our test-case does not support testing isolated parts of the design. The entire system should be tested at same time.
Due the fact that the LBIST test-case had far more flip-flops and also due the decision of storing 91 patterns for each boot up, the LBIST internal memory was bigger when compared with CASP internal buffer. The use of a MISR to compact the output signature has led to a reduction of total test data and has contributed in making it possible storing more test data in internal IC memory.
The total test application of the proposed LBIST was approximately 0.02 seconds test application time plus the time required for performing 148 system boot ups. The IC area overhead of the proposed LBIST solution was less than 0.01% of total design synthesized area and the 512 Kb internal memory represented an overhead of 4% of IC memory area. The developed testcase used 7.60% of a 512 Mb external memory for achieving 98.41% of test coverage.
CONCLUSION
This work proposes a strategy for reusing manufacturing test patterns to create a LBIST test mechanism. The proposed LBIST mechanism aims to uncover defects that could occur due to the wear out of the circuit when it is already released in field. The proposed LBIST architecture stores test data information into an external memory and utilize a functional block to download it to chip in order to test the SoC.
The proposed LBIST architecture implementation in a real world SoC was presented. The IC area overhead of proposed LBIST solution was less than 0.01% of total design synthesized area and the 512 Kb internal memory represented an overhead of 4% of IC memory area. The developed testcase used 7.60% of a 512 Mb external memory to achieve 98.41% of test coverage. The total test application time to achieve this coverage was approximately 0.02 seconds test application time plus the time required for performing system boot ups.
Future research possibilities include an efficient process for downloading the test data information from an external memory to reduce the boot up time and the vulnerability analysis of the proposed LBIST architecture to side channels attacks [10] . Automatic generation of proposed LBIST modules and internal memory integrated in the RTL synthesis tool is also a future work.
It is important to mention that the proposed approach cannot test the device at-speed and a study about how to implement this feature will represent a valuable improvement to this work. 
